ABSTRACT Aim at reducing switching loss (SL) of neutral-point clamped three-level inverter (NPC TLI) as much as possible, a novel SL minimized discontinuous pulse width modulation (SLMDPWM) strategy is proposed in this paper. The core of SLMDPWM is that the specific maximum or middle phase current is clamped to positive bus, NP or negative bus according to modulation index and power factor angle. The realization of SLMDPWM based on carrier-based PWM (CBPWM) is revealed to simplify the calculation process. The performance characteristics of SLMDPWM and DPWM I-IV in term of the output voltage, SL and NP voltage ripple are compared by simulation and experimental results, and conclusion can be acquired that the SL of SLMDPWM is reduced significantly.
I. INTRODUCTION
Neutral-point clamped three-level inverters (NPC TLI) have drawn increased attention due to their advantages on reduced total harmonic distortion (THD), reduced stress across switching devices, and higher efficiency compared with conventional two-level inverters [1] - [3] .
In recent decades, many modulation strategies for NPC TLI have been proposed. The research topics is focused mainly on reducing output current ripple [4] , neutral-point voltage equilibrium [5] , reducing common mode voltage (CMV) [6] , reducing switching frequency [7] , simplifying modulation algorithm [8] , and operation at low switching frequency [9] . Further, for motor driver application, the reduction of switching loss (SL) has become a challenge. SL reduction helps to reduce the cooling component size.
In order to reduce SL, three methods have been suggested. (1) Soft-switching technique. This technique forces either the voltage or the current to be zero during commutation. Therefore there is no overlap between voltage and current The associate editor coordinating the review of this article and approving it for publication was Atif Iqbal. and no SL ideally [10] . (2) Advanced gate drivers, which can be achieved by varying switching time interval [11] . (3) Improved modulation strategies. Reducing the number of commutations as much as possible in the fundamental period is available to reduce SL [12] . The disadvantage of soft-switching and advanced gate drivers is that additional hardware is required. Due to the additional hardware, the control and system complexity increase and the reliability of the system decreases [13] .
Different three-level PWM strategies are proposed to achieve better performances for TLI, including sinusoidal PWM (SPWM), space-vector PWM (SVPWM), and selective harmonic elimination PWM (SHEPWM). These modulation strategies have been more and more widely applied in industrial fields [14] - [16] . According to the phase current, the appropriate small vectors are selected in SVPWM to avoid switching action in one phase [17] , so the SL is reduced. In [18] , various discontinuous SVPWM techniques were proposed for three-leg voltage source inverter, which supplies power to the balanced two-phase loads. One objective of this paper is to analyze SL characteristics associated with semiconductor devices. However, the computational time and complexity of the system increase when SVPWM strategy is implemented.
In order to reduce SL, discontinuous PWM (DPWM) method has been presented [9] , namely, DPWM I to IV. The clamping intervals for phase X in a half fundamental period corresponding to DPWM I-IV are defined in Table 1 . In these DPWM strategies, 33% reduction in switching losses can be realized. Especially, the SL can be reduced by 50% because switching actions around current peaks can be avoided by dividing the no-switching duration into two 60 • sectors aligned with the current peaks. However, the drawback of the existing DPWM strategies is that the impacts of power factor variation on SL capability have not been taken into account. An improved DPWM II with clamping interval varying with power factor (PF) is presented in [20] , where SL is greatly reduced when TLI operates at higher modulation index region, but effectiveness decreases when TLI operates at lower modulation index region. For the purpose of reducing SL and ripple on the output current, a new space vector based discontinuous modulation strategy for NPC TLI is proposed in [21] . The capability of reducing ripple on the output current is prior to that of SL. In addition, the greatest ability to reduce SL is discussed. This paper proposes a novel SL minimized DPWM (SLMDPWM) strategy, and it could obtain optimal SL reduction compared with conventional DPWM strategies in whole PF. The main structure of this paper is as follows. The topology of NPC TLI is introduced in Section II. DPWM based on carrier-based PWM (CBPWM) is explained in Section III. The proposed SLMDPWM as well as its CBPWM realization is given in Section IV. Simulation results for various performance indices are presented to evaluate the proposed SLMDPWM algorithms and compare with DPWM I-IV in Section V. In Section VI, experimental comparisons with DPWM I-IV and SVPWM are given. At last, concludes of this paper are described in Section VII.
II. NPC-TLI
The topology of NPC-TLI is shown in Fig. 1 . When the neutral point (NP) is chosen as the voltage reference, level -P means the switches S 1 and S 2 are gated on and output voltage is u dc /2; level-O means the switches S 2 and S 3 are gated on and output voltage is 0; level-N means the switches S 3 and S 4 are gated on and output voltage is −u dc /2.
When level O is outputted by any phase, the current is drawn from or injected into the NP by this phase, which causes NP voltage variation. To facilitate the analysis, it can be considered that the current flowing from the TLI is defined as the positive direction and the value and direction of three-phase currents are approximately constant in one carrier cycle.
Let u X (X = A, B, C) and i X denote output phase voltage and output phase current of phase X ;U m and I m denote the peak value of phase voltage and phase current; ω = 2πf denotes the fundamental angular frequency; ϕ denotes the PF angle of load. Thus, three-phase voltages and phase currents can be expressed as:
The modulation index m can be defined as below. In the linear modulation region, 0 ≤ m ≤ 1 is satisfied.
By using Clarke transformation, the reference voltage vector u ref can be acquired as:
Taking u ref in sector A as an example, the all existing output sequence for each subsector is given in Table 2 . When phase X is clamped to the positive bus (PB) or NP or negative bus (NB), it is marked with ''X+'', ''X0'', ''X−'', respectively. It can be noted that there are at least two clamp states in each subsector. Assuming u ref is located in subsector A2, there are three clamping states which are A+, B0 and C−. All existing clamping states for each subsector are labeled in Fig. 1 . 
III. DPWM BASED ON CBPWM
In one carrier cycle, the PWM sequence of one phase is shown in Fig. 2 . After CMV u com injected, the modulation voltage can be obtained:
The clamping method can be achieved by injecting specific CMV into phase voltage. When u X is clamped to the PB, the clamping method is named as DPWM_PB. The CMV for this case can be calculated as:
When u X is clamped to the NB, the clamping method is named as DPWM_NB, and the CMV for this case can be calculated as:
When u X is clamped to the NP, the clamping method is named as DPWM_NP, and the CMV for this case can be calculated as:
The three-phase voltages are rearranged as:
Meanwhile, the three-phase currents will be rearranged as:
In DPWM I-IV, the clamping method is determined by the value of ωt, as shown in Table 1 . In fact, switching action is not wanted in the phase corresponding to i max to reduce SL as much as possible. However, DPWM I-IV often cannot satisfy this requirement at specific m and ϕ. Therefore, SLMDPWM is proposed to minimize SL, in which the relationship between phase voltage and current satisfies the above requirement as much as possible. Then, the two rules given below should be followed.
Case 1: The phase corresponding to i max can be clamped to PB, NB or NP, then DPWM_PB, DPWM_NP or DPWM_NB can be used. In this case, the greatest ability to reduce SL can be acquired due to the phase corresponding to i max always with no switching action.
Case 2: The phase corresponding to i max cannot be clamped. In this case, the phase corresponding to i mid should be clamped in order to reduce the SL as much as possible. In Fig. 3(b) , the radius of the current circle can be adjusted according to m, and the orientation of the current circle can be rotated according to ϕ. Overlap the center of the current circle on the center of the space vector diagram, clamping states for specific m and ϕ can be acquired. The following analysis takes sector A as an example.
When m ≤ 0.577, there are no less than three clamping states. Each phase can be clamped to a specific state. So Case 1 can be achieved always. If phase of u max is corresponding to i max , this phase is clamped to PB, i.e. DPWM_PB is used. If phase of u mid is corresponding to i max , this phase is clamped to NP, i.e. DPWM_NP is used. If phase of u min is corresponding to i max , this phase is clamped to NB, i.e. DPWM_NB is used. When m ≤ 0.577, the SL can be maximally reduced by using these three clamping states properly. 
2) m > 0.577
This case is more complicated than that under m ≤ 0.577 because m and ϕ must be considered simultaneously. In this case, the crossing angles θ s1 and θ s2 shown in Fig. 4 can be expressed as:
VOLUME 7, 2019 Fig. 4(a) shows the clamping states of SLMDPWM in sector A when ϕ = π/12 and m = 0.8. In the interval of ωt ∈ (0, π/4), phase-A is corresponding to i max , and A+ is one of the available clamping state during this interval. Thus, phase-A should be clamped to the PB. In the interval of ωt ∈ (π/4, π/3), phase-C is corresponding to i max , and C− is one of the available clamping states during this interval. Thus, phase-C should be clamped to the NB. Similarly, other clamping states can be also obtained in a fundamental cycle. Each clamping state is held on in π/3 interval, and the clamped phase is always the phase corresponding to i max . Case 1 is always achieved, so the SL can be maximally reduced. Fig. 4(b) shows the clamping state of SLMDPWM when ϕ = 5π/12 and m = 0.8. In the interval of ωt ∈ (0, π/12), phase-B is corresponding to i max , but the available clamping states are A+ and C−, then phase-C corresponding to i mid should be clamped to the NB.
In the interval of ωt ∈ (π/12, θ s1 ), phase-A corresponding to i mid should be clamped to the PB. In the interval of ωt ∈ (θ s1 , θ s2 ), phase-B corresponding to i max should be clamped to the NP. In the interval of ωt ∈ (θ s2 , π/4), phase-A corresponding to i mid should be clamped to the PB. In the interval of ωt ∈ (π/4, π/3), phase-A corresponding to i max should be clamped to the PB. Therefore, the ability to reduce SL is weaker than that when ϕ = π/12 and m = 0.8, which is verified by simulation in Section VI. But in this situation, the SL has been reduced as much as possible.
It can be seen that the realization of SLMDPWM is very complex based on SVPWM because there is a lot of factors which are m, ϕ, θ s , and ωt, must be considered to determine the clamping states. So a simplified realization method for SLMDPWM should be investigated.
B. SLMDPWM BASED ON CBPWM
As well known, there are intrinsic relationships between SVPWM and CBPWM. A specific SVPWM can be realized by CBPWM if proper CMV is injected to the modulation waves. This conclusion is also suitable for SLMDPWM. In this subsection, u i,max denotes voltage of the phase corresponding to i max ; u i,mid denotes voltage of the phase corresponding to i mid .
1) MODULATION WAVES FOR DPWM_PB
If u i,max = u max , which means that i max takes place in the phase corresponding to u max , so DPWM_PB should be used to clamp this phase to PB. According to (5), the three phase modulation waves can be acquired as:
2) MODULATION WAVES FOR DPWM_NB
If u i,max = u min , which means that i max takes place in the phase corresponding to u min , so DPWM_NB should be used to clamp this phase to NB. According to (6), the three phase modulation waves can be acquired as:
If u i,max = u mid , which means that i max takes place in the phase corresponding to u mid , so DPWM_NP should be used to clamp this phase to NP. According to (7), the three phase modulation waves can be acquired as: (13) In fact, to apply DPWM_NP, the condition given below must be satisfied
When the condition given by (14) cannot be satisfied, the phase corresponding to i mid should have no switching action in order to reduce SL as much as possible. So the clamping state should be selected between DPWM_PB and DPWM_NB according to i mid . The flow chart of SLMDPWM based on CBPWM is shown in Fig. 5 . Four conditions of different m and ϕ are addressed to illustrate SLMDPWM based on CBPWM in detail, and the corresponding modulation waves are shown in Fig. 6 . The four conditions will be verified by simulation results in the next Section. Fig. 6(d) is chosen for detailed analysis.
Stage 1: when ωt ∈ (0, 0.084π), phase-B is corresponding to i max and u mid . If phase-B is clamped to NP, over modulation will occur in phase-A inevitably. So phase-C corresponding to i mid and u min should be clamped to NB. Case 2 is followed in this interval.
Stage 2: when ωt ∈ (0.084π, 0.142π), phase-B is corresponding to i max and u mid . If phase-B is clamped to NP, over modulation will occur in phase-A inevitably. So phase-A corresponding to i mid and u max should be clamped to PB. Case 2 is also followed in this interval.
Moreover, the other stages can be similarly analyzed.
C. SELF-EQUILIBRIUM FOR SLMDPWM
When one phase output level-O, the phase current will be injected into or out from NP and the NP voltage will change. Without any active NP voltage control is used, the NP voltage self-equilibrium is that the variation of NP voltage is theoretically zero in a certain time, which is a prerequisite for NPC TLI operation and is the basis for discussing the NP voltage control for NPC TLC. When a 3-phase NPC TLI operates in steady state, a sufficient condition of the NP voltage selfequilibrium is proved as follow. As shown in Fig. 2 , after CMV u com been injected into every phase, the duty ratio d XO of level O of phase-X can be expressed as:
The NP voltage is affected when level O is outputted. In one carrier cycle, the average NP current i NP introduced by all phases can be expressed as:
When ωt = θ, the phase-A should be clamped PB, NP or NB under the assumption that phase-A corresponds to i max . If the first case is satisfied, phase-A is clamped to PB. Then the injected CMV can be expressed as u com = u dc /2-u A . In this case, only phase-B and C introduce the NP current, and the expression of the average NP current is:
When ωt = θ + π/3, according to the symmetrical relationship between voltage and current, the following equations can be obtained:
At this time, phase-C corresponds to i max . And phase-C is clamped to NB, then the injected CMV can be expressed as u com = −u dc /2-u c . In this case, only phase-A and B introduce the NP current, and the expression of the average NP current is:
Substituting (18) into (19), i NP (θ + π 3 ) = −i NP (θ ) can be known, and then:
The proof process for other situations is similar. According to (20) , the NP current at ωt = θ can be compensated by the NP current at ωt = θ + π/3. Therefore, the following equation can be obtained: Equation (21) shows that when SLMDPWM is used, the integral of the NP current of the 3-phase NPC TLI is zero in the interval [θ, θ + 2π/3].
V. SIMULATION AND PERFORMANCE ANALYSIS
The simulations results for different PWM strategies are based on MATLAB/Simulink. These PWM strategies are compared in term of waveforms, SL, ripple amplitude of NP voltage and output performance.
A. WAVEFORMS FOR DIFFERENT DPWM STRATEGIES
The simulation results for DPWM I-IV are illustrated in Fig. 7 . In these PWM strategies, the phase corresponding to i min is clamped in some regions, so the ability of reducing SL is weakened.
The simulation results for SLMDPWM under different ϕ and m are illustrated in Fig. 8 . In SLMDPWM strategies, the phase corresponding to i max or i mid is clamped in all regions, so the ability of reducing SL is greater than that under DPWM I_IV.
B. NP VOLTAGE VARIATION
The NP voltage variation u NP in the interval ωt ∈ [0, γ ] can be expressed as: where, C 1 and C 2 are the upper capacitor and the lower capacitor, respectively. From (21), the integral of the NP current of the 3-phase NPC TLI is zero in the interval [θ, θ + 2π/3]. So, there is no DC offset on NP voltage when SLMDPWM is used. In fact, the result given in Section IV C is also suitable for DPWM I-IV. In the interval ωt ∈ [0, 2π], the amplitude of NP voltage ripple u NP_FV is defined as the difference between u NP_max and u NP_min :
where, u NP_max and u NP_min are the maximum and minimum NP voltage variation, respectively. Combining (22) and (23), u NP_FV can be obtained as:
where, u NPn is used in the subsequent analysis to evaluate the NP voltage ripple characteristics. u NPn of different m and ϕ are shown in Fig. 9 . When m = 0.5 and ϕ = 0, DPWM I-IV have the largest value of u NPn . The maximum values of u NPn for SLMDPWM and DPWM I-IV are equal, approximately. However, compared with DPWM I-IV, the surface of u NPn under SLMDPWM is complex due to the complex clamp state. 
C. SWITCHING LOSS
Loss produced by switching devices can be classified as the conduction loss and switching loss. Under different DPWMs, the conduction loss is equal approximately whereas the SL is quite different. Therefore, only the switching losses are considered here [20] . According to the SL calculation method given in [22] , taking the switching losses for SVPWM as the base value, the average SL in a fundamental period can be expressed as:
P * SL of different m and ϕ are given in Fig. 10 . For DPWM I-IV, the SL reduction ability is affected by specific ϕ. The SL only can be reduced about 13% in worst condition and about 50% in best condition under DPWM I-III. DPWM IV cannot reduce SL to half, however, when PF is low, its SL reduction ability is better than that under DPWM I-III. The SL can be reduced about 37% in worst condition and that can be reduced about 50% in best condition under SLMDPWM. The worst condition for SLMDPWM is that m = 1 and ϕ = π/2 or 3π/2. In fact, there is about 85% of region in which the SL can be reduced about 50% compared to SVPWM.
It should be noted that P * SL under generalized DPWM (GDPWM) proposed in [22] just has a half region to reduce SL about 50%. The reason is that GDPWM is only effective when m < 0.5 [22] . So, SLMDPWM can be seen as an extension of GDPWM.
D. OUTPUT PERFORMANCE
In this paper, the output harmonic characteristics are evaluated by the weighted total harmonic distortion V WTHD . The calculation expression of V WTHD is expressed as follow:
where V 1 and V h represents fundamental and h-th harmonic component of output voltage respectively, which VOLUME 7, 2019 
The curve of V WTHD_min is shown in Fig. 11(a) , and curves of V * WTHD_M for DPWM I-IV and SLMDPWM under different ϕ are illustrated in Fig. 11(b) . The output harmonic characteristics under SLMDPWM are similar to DPWM I-IV when ϕ = π/12, π/6, π/3 and π/2, respectively. 
VI. EXPERIMENTS
To show the output performances of SLMDPWM, the NPC TLI prototype based on DSP MC56F8345 was developed. Some key parameters of the system are shown in Table 3 . When m and PF are low, the ripple on NP voltage for DPWM I-IV is very small; and in the other cases, large ripples on NP voltage appear. The difference between the spectrums of line voltage is very small under DPWM I-IV. Looking subfigures (c) of these figures carefully, it can be seen that they are very similar to the corresponding simulation results in Fig. 9 .
Experimental results for SLMDPWM are shown in Fig. 17 . There are obvious ripples on the NP voltage with triple fundamental frequency. It shows that the analysis of the injected CMV conditions in this paper is correct.
B. TEMPERATURE OF DIFFERENT PWM STRATEGIES
The heat sink device is shown in Fig. 18 , which can be used to reduce the operating temperature of NPC TLI. After two hours operations with 10A rms phase current at m = 0.8, the infrared thermal images of the system under different ϕ, are given in Fig. 19 . When ϕ = π/12, arranged in descending order of the temperature rising, they are SVPWM, DPWM IV, DPWM III, DPWM II, DPWM I and SLMDPWM. Obviously, SVPWM, DPWM I, DPWM III, DPWM II, DPWM IV and SLMPWM are in descending order of ϕ = 5π/12. It indicates that SLMDPWM can effectively reduce SL and temperature rising of the system.
C. DYNAMIC EXPERIMENT FOR SLMDPWM
The validity of SLMDPWM is also verified when the load and m change, which can be seen in Fig. 20 . When the load is changed suddenly between 4e j5π/12 and 7.9e jπ/6 , the dynamic experimental results for SLMDPWM are given in Fig. 20(a) and (b) ; when m is changed suddenly between 0.3 and 0.8 with load of 4e j5π/12 , the dynamic experimental results for SLMDPWM are given in Fig. 20 (c) and (d) . From  Fig. 20 , it can be seen that the NPC TLI with SLMDPWM has better dynamic characteristics.
VII. CONCLUSION
In this paper, a novel SL minimized discontinuous modulation strategy is proposed to reduce SL of NPC TLI. SLMDPWM is featured with that if the phase with maximum current can be clamped, this phase is clamped; if the phase with maximum current cannot be clamped, the phase with middle phase current is clamped.
The SLMDPWM and DPWM I-IV are compared in term of output waveforms, SL reduction and NP voltage ripple. Then, the conclusion can be drawn that the SL of SLMDPWM is lowest compared to DPWM I-IV. Even with sudden load change, SLMDPWM can quickly and correctly switch the clamping states.
